ABSTRACT Recent development and technology advancement in wireless communication systems to accommodate higher data rate poses a great challenge for wideband operation. This is due to the employment of modulation scheme, such as OFDM, which is subject to high peak to average ratio. Hence communication systems, such as LTE have to operate in multiple operating bands at the moment in order to transmit the OFDM signals linearly with high gain. The power amplifier serves as the bottle neck for high gain linear operation over wide bandwidth. This paper addresses this issue and further presents a novel integrated feedback and analog pre-distortion linearization technique as a solution to achieve wideband flat gain and linear output power while preserving the power amplifier's power added efficiency (PAE). A maximally flat gain is achieved through the dual parallel feedback technique. The analog pre-distorter on the other hand introduces an optimum third order nonlinear signal components cancellation mechanism over wide frequency range. A prototype of 700 MHz to 2.5 GHz power amplifier is implemented in 0.25 µm PHEMT. It achieves an input and output return loss of less than −10 dB followed by flat power gain of 20 dB across the operating band, while sustaining an unconditional stability performance up to 20 GHz. With 1-dB compression point output power (P1dB) of 24.0 dBm, the PA delivers an OIP3 of more than 40 dBm with peak PAE of 66%. The fully integrated circuit consumes an area of 0.8 mm 2 . The proposed circuit serves to be a good solution to be integrated as a part of the wideband transmitter system for picocell application.
I. INTRODUCTION
As the demand for wide band, multi-standard and high data rate wireless systems increases, the need for power amplifier (PA) linearity and efficiency enhancement techniques have proliferated over the years [1] . The key challenge is to improve the transmit quality of the high data rate signal which is dependant to high Peak to Average Ratio (PAPR). The typical PAPR of an OFDM downlink signal is 11dB [2] . Hence the signals are often transmitted at backed off output power to preserve its quality. Reducing the backed off output power level improves the PA's efficiency and its operating bandwidth [3] . However, this has to be achieved without distorting the transmit signal.
The Doherty power amplification technique, Switch mode PAs, Chireix PAs, Envelope Elimination and Restoration (EE&R) and Envelope Tracking PAs are among the forerunners in improving the transmitter's efficiency and currently attracts great attention [4] - [8] . The Doherty PA improves the PA conversion efficiency by varying the modulation load impedance [9] . In [10] , a linear Doherty power amplifier (PA) with adaptive bias circuit network for average power tracking (APT) operation is proposed where a multi-level DC-DC converter for APT is integrated to the Doherty PA and linked with the carrier, peaking and driver amplifiers. Additionally a two-stage Doherty power amplifier (PA) with an asymmetric configuration has been designed with 0.25µm GaN SiC monolithic microwave integrated circuit technology in which two-section quarter-wave transformer was used to improve the linearity by cancelling the third order intermodulation product (IMD3) between the carrier and peaking amplifier frequency responses [11] . However, the design bottlenecks in limited bandwidth with non-flat gain across the operation band. The phase variation of the Doherty structure can be compensated using a dualinput method for the carrier and peaking amplifiers [12] , but the proposed architecture is quite complex. To compensate the phase variation thus improving the linearity at reduced back off region, offset transmission line has been introduced to the peaking amplifier [13] . However the load modulation of the carrier amplifier is degraded due to the presence of low impedance to the peaking amplifier. To mitigate this, the offset line has been integrated to the carrier amplifier too [14] . The asymmetric structure also serves to be a preferred choice where varying the device sizes of the carrier and peaking amplifier are able to reduce the back-off output power [15] . Despite significant amount of work in reducing the back off output power, the performance achieved by Doherty PA is limited in terms of operating bandwidth.
On the other hand, the Envelope Tracking (ET) also promises efficiency improvement for the PA by reducing the power dissipation for systems with high PAPR. The ET modulator varies the supply voltage of the PA in accordance with the time varying envelope of the signal to keep the PA in consistent compression mode in order to achieve highest efficiency. A Dual Path Digital Pre-Distortion (DP-DPD) method is implemented in [16] to attain high efficiency. The proposed ET PA achieves overall PAE of 53% and 15.3dB gain for a 20MHz bandwidth modulated signal. However the efficiency achieved is narrowband and with lower gain. ET has also demonstrated high prospect for mobile applications since it improves the battery lifespan. Alternatively the envelope PA is integrated as a single CMOS integrated circuit but with offchip bulky inductors [17] . However, the reported efficiency is still low as compared to GaAs technology. This is due to the low breakdown voltage of the CMOS transistor itself. Despite the low breakdown voltage, a fully integrated Class-J CMOS power amplifier with stacked-FET structure is developed and discussed in [18] . The influence of knee voltage is carefully considered in the analysis of second-harmonic losses in order to improve the broadband efficiency. The reported PA exhibits power-added efficiency (PAE) of 43.7% with a saturated output power of 22 dBm from 2.1 GHz to 4.8 GHz achieving a maximum gain of 17.4dB. However, the proposed design is highly sensitive to output matching hence unable to achieve a wide flat gain response with high linearity concurrently.
Recently, Analog Pre-Distortion (APD) is gaining significant attention as a suitable technique to improve the linearity of PAs by performing the pre-distortion at low power in the RF passband [19] . Furthermore, analog pre-distorter method does not require the baseband information of the incoming RF input signal therefore enables compact and small form factor which is essential for wireless communications [20] . In [21] , analog pre-distorter which features two sub circuits for AM-AM & AM-PM is used to linearize the Class-J PA. The proposed method enables wideband efficiency from 1.7 to 2.05 GHz with an output power of 28dBm and delivers high PAE of 56%.
However, the bandwidth is still limited for wideband and multi-standard application and requires complex circuit topology. Another approach proposed by [22] uses advanced thermal models of power transistor and pre-distorter to minimize the temperature variations which effects the linearity performance of the PA. In [23] , pre-distortion technique using neural network is proposed to compensate the temperature drift in a CMOS PA.
Long term memory effect which is due to the slow drift of the PA characteristics attributed by the charge trapping and de-trapping effects has been observed in GaN based PA technology [24] . To mitigate this effect, a combination of behavioural modelling using signal processing techniques and physics based models that control the coefficients of a typical DPD model is proposed [25] . A process, voltage and temperature (PVT) compensation technique is presented in [26] , where an analog pre-distorter is incorporated at the feedback network of the cascode Class E PA. This method exhibits an inverse PVT represented by an empirical baseband transistor model that tracks the AM-AM characteristic of the cascode modulated PA. The limitation of this method is that it requires an extensive predetermined data of process variations, voltage and temperature characterization to develop the empirical model.
In order to achieve flat gain, high efficiency and high linearity operations for picocell application, this work presents a new wideband Class AB cascode power amplifier architecture. It consist of a dual stage parallel feedback and a cascaded Analog Predistorter (APD) that provides flat gain and high linearity with minimum trade-off with PA's efficiency. The fabricated wideband PA covers an operating bandwidth from 700MHz to 2.5GHz with an OIP3 of more than 40dBm across the bandwidth of operation.
The outline of this paper is organized as follows. In section II, the theory of operation of the wideband cascode Class AB concept is explained which includes the Linearization technique. The design methodology is given in section III, while section IV highlights the validation results of the PA. Finally, the conclusion is drawn in section V.
II. THEORY OF OPERATION A. FLAT BROADBAND GAIN DESIGN
In this work, the cascode topology is used as it exhibits high output impedance, benefitting the increase of small signal gain over a wider bandwidth [27] . Fig.1 illustrates a VOLUME 6, 2018 
At node V 1 :
A Vo ∼ = −g m1 g m2 r o1 r o2 (9) where A Vo is the open loop voltage gain. The voltage gain of the cascode amplifier is given as
where R o is the output impedance given as
Hence,
Fig .2 illustrates the cascode amplifier with the dual stage shunt feedback system integrated to it and its corresponding large signal model. The fundamental admittance matrix for a power amplifier with integrated feedback network is given as:
where R fb2 denotes the parallel feedback. Using the above equations as a reference, the voltage gain A V of the network in Fig.2 (b) is derived as
where
and
of Fig.2 , the feedback network R fb2 is derived as
Hence results
R. Sharma et al.: 700MHz to 2.5GHz Cascode GaAs Power Amplifier where M is
The power gain is given as
where S 11 represents the input return loss of the power amplifier. Hence in (19) , the second part of the equation which is dependent to C 2 and L 1 -C 3 contributes to the gain flatness extension across frequency. The corresponding gain plot (S 21 ) across frequency for a typical feedback PA topology and the dual stage parallel feedback topology is shown in Fig.3 .
B. APD FOR BROADBAND LINEARITY
Signal distortion in RF power amplifiers are characterized in terms of AM-AM and AM-PM distortion. The AM-AM distortion is imputed to the device output resistance R ds , circuit output resistance R out and of non-linear capacitance C gs and C gd . C gs and C gd also contributes to AM-PM distortion [28] . The relationship between the nonlinear current characteristics generated due to C gs /C gd and the third order intermodulation product (IMD3) is represented by
IMD D = 20 log I ds2ω1−ω2 I dsω1 (23) where the I gs2ω1−ω2 and I ds2ω1−ω2 denotes the nonlinear current generated due to C gs and C gd respectively. Hence minimizing the above parasitic capacitance shall reduce the 822 VOLUME 6, 2018 third order intermodulation product thus improving PA's linearity performance. In this work, the analog predistortion linearization technique is employed to achieve this goal. Analog predistortion linearizer (APD) helps to achieve low distortion by providing opposite phase response at the RF input signal to compensate the nonlinearity of the intrinsic active device [29] . The cancellation produced by the integration of the APD to the PA generates IMD3 components which are equal in amplitude but 180 • out of phase respective to each other. This operation can be explained with the aid of the following analysis utilizing the power series as shown in Fig.4 . The power series representing the configuration in Fig. 4 is given as
where A v and K denotes the gain of the PA and APD respectively. Taking into account the fundamental and the third order components only:
. (26) Expanding (26) yields
To nullify the third order component in equation (27) which is the source of IMD3,
Equation (29) is normalized in terms of the first order linear gain, A , v1 /K 3 1 which leads to
Equation (30) shows that the APD has to generate an opposite third order response component in order to achieve cancellation thus suppresses the sideband spectral regrowth. This is quantified in terms of opposite phase response generation between the APD and main amplifier across its fundamental output power [21] . Hence in this work, a phase predistorter has been integrated at the gate of the cascode power amplifier to improve its linearity performance. objective of this PA is to achieve an operating bandwidth from 700MHz to 2.5GHz with corresponding power gain of more than 20dB and a quarter Watt maximum output power which corroborate for multiband LTE picocell base station application. The cascode PA is biased for Class AB operation with a quiescent current of 40mA. The biasing point of the PA is optimized with an aid of a current mirror network in order to provide a stable biasing input to the PA. This network is represented by Q 3 , R 4 , R 6 and C 7 in Fig. 5 . Active biasing is more robust and less sensitive to process variation of the threshold voltage (V th ) [30] . R 4 and R 5 forms a constant current source for Q 3 .
III. DESIGN METHODOLOGY
As mention in the previous section, the APD aids in linearizing the PA via phase cancellation method in order to minimize the spectral regrowth. Referring to Fig. 5 , the APD network is represented by a dual stage network which consist of parallel LC (L 2 and C 5 ) and series LC (L 3 and C 6 ) which is responsible to generate the opposite phase response to the PA. This is illustrated in Fig. 6 which depicts the phase plots of the APD and PA respectively.
As observed in Fig. 6 , the APD generates a positive phase response (phase increase as output power increases) to counter the negative phase response generated by the cascode PA. The cascode PA generates negative phase response due to the dominance of its capacitance C gs , whereas the APD is dominated by its inductance. C 5 and C 6 are needed in order to reduce the input reflection therefore eases system integration. The outcome of the proposed linearization techniques is quantified in terms of Amplitude-Amplitude Modulation (AM-AM) and Amplitude Modulation-Phase Modulation (AM-PM) plots as illustrated in Fig. 7 . AM-AM illustrates the changes of the magnitude of the PA's power gain whereas AM-PM represents the changes of phase of the PA's power gain across output power.
In Fig. 7(a) it can be observed that the gain flatness is achieved across output power up to 24dBm followed by a phase deviation of less than 3 • that verifies the linearization process. An AM-PM distortion of 5 • or more is equally significant to gain compression of 1dB or more [31] . 8 illustrates the third order intercept point (OIP3) of the PA prior and after linearization. The OIP3 improves 2.5 dB across the operating bandwidth. This corresponds to the AM-AM and AM-PM improvement achieved in Fig. 7 . Optimum IMD3 cancellation occurs at 1.5GHz, which is eminent through the OIP3 peaking.
Besides linearization and wideband operation, stability performance of the PA is another important design criteria that have been emphasized in this work. This is quantified in terms of the K-factor parameter as shown in [32] 
The design goal of this work is to achieve an unconditional stability, where K > 1. This is achieved by mainly ensuring |S 11 | and |S 22 | is less than 1 across the frequency. The proposed architecture observes unconditional stability up to 20GHz.
IV. MEASUREMENT RESULTS
The fully integrated wideband power amplifier circuit is fabricated with 0.25µm PHEMT technology occupying a die area of 0.8mm 2 . Fig. 9 illustrates the photomicrograph of the chip.
The simulated and measured small-signal S-parameter performance of the wideband PA is illustrated in Fig. 10 . The drain supply voltage of the PA is 5V and it is biased at class-AB. It can be observed in Figure 10 that there is a good correlation between the simulated and measured results from 700MHz up to 2.5GHz. The S 11 and S 22 of less than −10dB indicates that the PA exhibits low mismatch loss across the desired operating bandwidth. This low mismatch at the input and output is attributed by the proposed feedback network integrated to the input matching network. The feedback network also contributes to PA's maximally flat gain of 20dB from 700MHz to 2.5GHz.
Despite high gain operation, yet the PA exhibits unconditionally stable characteristics from DC up to 20GHz as depicted in Fig. 11 . This is represented by the value of K factor higher than 1. The stability beyond 10GHz is contributed by the secondary feedback network represented by capacitor C 2 in Fig. 5 .
The 1-dB compression output power (P1dB) across the operating frequency is plotted in Fig. 12 . In an average, the achieved P1dB is 24dBm, with peak value of 24.5dBm at 700MHz. Fig. 13 depicts the measured AM-AM performance of the wideband PA. A gain variation of less than 1dB is achieved across the output power at 700MHz, 1.5GHz and 2.5GHz. This is achieved through the third order distortion (IMD3) cancellation mechanism introduced by the APD linearizer.
Further validation on the effectiveness of the proposed APD linearization is conducted through OIP3 measurement. VOLUME 6, 2018 FIGURE 13. Measured AM -AM performance of the wideband PA. The maximum output power is 27dBm across the operating bandwidth. With the aid of the APD, the PA achieves more than 40dBm OIP3 across the bandwidth up to 21.5dBm at 700MHz and 1.5GHz followed by 20.5dBm at 2.5GHz. Interestingly, it can be observed in Figure 14 that the OIP3 plot for 1.5GHz peaks at 19dBm with a corresponding value of 45dBm. At this point, an optimum IMD3 cancellation is achieved. The OIP3 plot across the operating frequency at output power of 19dBm is illustrated in Fig. 15 . These plot confirms the linearity at the major frequency points along the bandwidth. Fig. 16 further validates the linearity performance of the PA across output power as indicated by the measured IMD3 results.
The corresponding PAE performance is plotted in Fig. 17 . PA delivers more than 55% PAE from 700MHz to 2.5GHz which confirms a Class-AB operation. A PAE of more than 60% is achieved from 700MHz to 1.6GHz and 1.9GHz to 2.1GHz. The PAE also peaked at 1.5GHz which shows an optimum operation, the APD linearizer preserves the PA's efficiency. Table 1 summarize the measured performances of the proposed wideband PA. As compared to the state of the art wideband power amplifiers published as shown in Table 2 , the proposed PA exhibits a relatively high and flat gain linear performance at above 23.9dBm output power with low current consumption and excellent PAE.
V. CONCLUSION
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